Abstract-
I. Introduction
Many benefits have been realized through digital control of high-frequency switching power converters, including improved immunity to noise and parameter variations, reduction of external components, real-time programmability and integration with advanced features such as adaptive calibration and health monitoring (diagnostics) [1] [2] [3] [4] [5] [6] [7] [8] . In this paper, we present possible algorithms and hardware requirements for actively identifying the open-loop characteristics of digitally controlled DC-DC converters. These findings, combined with self-controller design techniques, lay the foundation for realizing active stability control at the individual module level for a wide range of aerospace power systems. Active stability control may be critical in future systems with multiple power sources, loads, buses and converter modules where uncertainties in system parameters may compromise static and dynamic performance and interactions among modules may cause system instabilities.
System identification is generally divided into parametric and nonparametric methods 9, 10 . In parametric methods, a system model is assumed, and the identification amounts to an estimation of the model parameters. In nonparametric methods, no assumption is made about the system model, and the identification is used to directly compute the system frequency responses. Nonparametric methods include correlation analysis [9] [10] [11] , transient-response analysis 10, 12 , and frequency response, Fourier, or spectrum analysis 9, 10, 13 . Here we focus on nonparametric identification with the objective of accomplishing on-line assessment of system dynamic responses and stability margins with only limited knowledge of the system. This allows accurate identification in the presence of system faults, load or source changes, or other unpredictable system variations. For switching power converters with digital control, the requirements for practical system identification include: (a) signal injection should not disturb normal system operation in terms of static and dynamic voltage regulation, (b) the identification should be immune to switching and quantization noise, and (c) memory and processing requirements should be relatively low. Based on these requirements, we have focused on cross-correlation methods 9 using injection of a pseudo random binary sequence (PRBS) for system perturbation and identification. Detailed analysis on application to power converters and further optimizations are given in Ref. 14, whereas this paper focuses on application of the basic approach and realistic hardware implementation.
We begin in Section II with an overview of the correlation method applied to identification of digital systems, followed by a simulation example in Section III to demonstrate application to power converters. In Section IV we present a fast and efficient algorithm based on the walsh-hadamard transformation (WHT) to realize the correlation operations required for identification and discuss hardware requirements. An experimental platform is then described together with experimental results in Section V to demonstrate active identification of a 90W 50V to 15V forward converter with an FPGA-based digital controller, followed by our conclusions in Section VI.
II.

Cross-Correlation Method
Here we review and study application of the cross correlation method to digitally sampled and controlled switching power converters. In steady state, for small-signal disturbances, a power converter can be regarded as a linear time-invariant discrete-time system, where the sampled system can be described by
where y(m) is the sampled output signal; u(m) is the input digital control signal; h(m) is the discrete-time system impulse response; and v(m) represents disturbances, including switching noise, measurement error, quantization noise, etc.
The cross-correlation of the input control signal u(m) and the output signal y(m) is:
where R uu (m) is the auto-correlation of the input signal. Now, if the input control signal u(m) is selected to be white noise, then we benefit from the following characteristics:
In other words, the auto-correlation of the input R uu (m) is an ideal delta function and the cross correlation of the white noise input with disturbances v(m) is ideally zero. Under the conditions of (3), the cross-correlation of (2) can be reduced to
Thus the cross correlation of the input and output samples results in the discrete time system impulse response. From here, the measured impulse response can be used to derive a suitable model of the power converter for use in an indirect adaptive or self-designing controller 15 . In addition, the response can be converted to the frequency domain for graphical visualization of the control-tooutput transfer function by applying the Discrete Fourier Transform (DFT):
However, Eq. (5) is only exact for ideal white noise injection and infinite samples in Eq. (2) . A simple compromise in a digitally controlled power converter is to approximate white noise through use of PRBS perturbations. The PRBS is periodic and deterministic and can be easily generated in a digital system using a shift register with feedback. An n-bit shift register can generate several different sequences, including the maximum length sequence (Msequence), which has the best properties for this application. The data length for one period of an n-bit maximum length PRBS is given by
. For notation, we use s(i) to designate the digital Msequence data from the shift register and u(i) to designate the corresponding PRBS perturbation input with amplitude e, as shown in Fig. 1 .
In the context of identification of a digitally controlled switching power converter there are constraints on the selection of p. The primary consideration in selecting p is based on achieving desired frequency sampling and resolution. In (loosely defined) comparison to network or spectrum analyzer terms, the "start" and "stop" frequencies of the effective frequency sweep are given by f 0 /p and f 0 /2 (after DFT), respectively, where f 0 is the PRBS frequency. In addition, the equivalent "resolution bandwidth" or spacing between frequency samples is f 0 /p. Thus, f 0 must be sufficiently high to capture the desired high frequency content, while f 0 /p must be sufficiently small to capture low frequency content and achieve the desired frequency resolution. Another way to visualize the low frequency requirement is that the sampling window of a single PRBS period in the time domain (given by p/f 0 ) must be sufficiently longer than the system settling time. Based on the above constraints, suitable f 0 and minimum p can be selected based on desired frequency sampling.
The qualitative effect of using a PRBS input as an approximation to white noise is shown in Fig. 2 , which shows a comparison of (a) white noise samples and (c) a single period PRBS, together with their respective autocorrelation functions in (b) and (d). We can see that the auto-correlation of a single period PRBS is very close to a delta function, but now with a non-ideal component (or noise) around it. Recall from Eq. (2) that the crosscorrelation between the input and output can be seen as time convolution between the autocorrelation of the input (ideally a delta function) and the system impulse response. Thus the noise floor in the PRBS auto-correlation ultimately limits the accuracy of the identification process. A detailed analysis of the noise effects on identification and modifications to the basic correlation approach for improved results are given in Ref. 14. Here we focus more on the practical aspects of implementation. The following section describes a simulation example to illustrate the identification process.
III.
Simulation example: forward converter identification Figure 3 shows a digitally controlled forward converter with an undamped input filter. The converter parameters are: V g = 50 V, V = 15 V, C = 330 µF, L = 100 µH, and the load current is 6 A. The turns-ratio of the transformer is 1:1:1. The input filter is a simple L-C low-pass filter with L f = 1.9 mH, C f = 66 µF. The switching frequency, the sampling frequency and the PRBS frequency are all 100 kHz. Note that the input filter is not properly damped. Therefore, the converter control-to-output response exhibits a fourth-order response with a pair of right-half plane zeros 16 . This example is chosen to represent a situation where a fault in a power distribution system on the input side of the converter may cause system instabilities. It is also an example where both lowfrequency and high-frequency dynamics of the converter are of interest, and the system identification problem is more challenging.
The converter model and the identification functions are implemented in the MATLAB/Simulink environment. A single period maximum length 10-bit PRBS signal (data length is 1023) is injected as a perturbation to the converter digital duty cycle command. The steady-state duty cycle is 0.3. The magnitude of the PRBS signal should be small enough in order not to disturb normal system operation. In this simulation, the PRBS magnitude is e = 0.01. The additional output voltage ripple caused by PRBS perturbation is about ±0.6 V, or about ±4% of the DC output voltage. 
IV. Efficient algorithm realization: the walsh-hadamard transformation (WHT)
For a PRBS signal with a period of p, the cross-correlation of Eq. (2) can be re-written in a more suitable form for hardware implementation as 
Phase (deg)
Hz where u(m) is a periodic signal. If the period p is selected to be sufficiently long compared to the impulse response time and the noise effects of Fig. 2 are neglected, then the cross-correlation can again be related to the system impulse response as:
Equations (6) and (7) can be written in matrix form as
which can be implemented directly in hardware, but require approximately p 2 additions, where p = 2 n -1 for an n-bit PRBS sequence. While this is possible, it may not be practical in many applications. The complexity of Eq. (8) can be reduced significantly by exploiting symmetry properties and manipulating the matrix to leverage existing fast transform algorithms. We show here how the fast WHT algorithm 17, 18 can be used to realize Eq. (8) in a parallel structure with only (p+1)
. n total additions. We first show how the matrix U in Eq. (8) can be related to a Hadamard matrix W so that the WHT can be utilized. This requires defining a modified matrix with normalized PRBS data (recall that each PRBS input u(m) has only two possible values), adding an additional row and column so that the square matrix has an even order of (p+1), and adding a zero to each of the vectors so that Eq. (8) becomes
With the system in the form of Eq. (9), it can be shown that
where I is the identity matrix and T Û represents the transpose matrix of Û . By definition, the walsh-hadamard matrix W also has the property 17, 18 
which implies that the Û and W matrices are equivalent and that there exist two permutation matrices such that
where P L and P S are (p+1)
(p+1) permutation matrices describing the respective vector orderings. Note that P L and P S depend only on the input M-sequence, which is known for a given n-bit PRBS 18 . The key result of Eq. (12) is that we can now write Eq. (9) as
which shows that the impulse response (normalized and in reverse order) can be computed using the fast WHT algorithm by: 1) reordering the sampled data Y according to P S ; 2) performing the WHT algorithm on the reordered data; and 3) reordering the transformed data according to P L .
The fast WHT algorithm can be calculated in a butterfly structure much like the DFT, as shown in Fig. 5 for an 8-point WHT. The butterfly structure requires only addition and subtraction (no multiplication), requiring a total of only
operations. In addition, the parallel structure allows direct trade-off between hardware area and computational speed requirements. The 8-point WHT example of Fig. 5 would apply to identification with a 3-bit PRBS, requiring only 24 additions. The more realistic 10-bit simulation example of Sect. III requires a total of 10,240 additions, where again the WHT structure facilitates a trade-off between the number of hardware adders and the total clock periods to complete the calculation as demonstrated in the following section.
V.
Experimental system: forward converter with digital control
The digitally controlled forward converter of Fig. 3 was constructed and used to experimentally verify the proposed system identification method. The input voltage is V g = 50 V and the output voltage is V = 15 V. The output filter inductor L is 100 µH, and the output filter capacitor is C = 330 µF. The converter operates at the nominal load of 6 A. The switching frequency is f s = 100 kHz. The turns-ratio of the transformer is 1:1:1. The input filter parameters are L f = 1.9 mH and C f = 66 µF (all the same as the simulation example of Sect. III).
The digital controller was implemented using a Xilinx Virtex-II FPGA. The FPGA-based controller includes a 10-bit digital pulse-width modular (DPWM), a PRBS generator, and a data collection and identification processing unit. The converter output voltage, scaled by a 10:1 resistive voltage divider, is sampled by an A/D converter (TI-THS1230, only used 8-bits). The sampling rate equals the switching frequency.
The compensator was implemented as a PID structure in hardware as shown in Fig. 6 , requiring three data latches (z -1 elements), two adders, and three multipliers (for proportional, integral, and derivative gains). The multiplication operations could also be implemented as look-up tables to achieve nonlinear control or to minimize hardware area [4] [5] [6] [7] . The structure of Fig. 6 facilitates online update of the compensator parameters, which can be determined and reloaded following each identification process.
The 10-bit PRBS generator was implemented using a shift register as shown in Fig. 1 , where the outputs u(i) are input to the DPWM to create step changes in the duty cycle. The steady-state duty cycle is 0.3 and the PRBS magnitude is e = 0.024 (i.e. +/-1% change in duty Figure 5. (a) The matrix form of WHT and (b) the butterfly structure of an 8-point WHT (3-bit) x (1) x (2) x (3) x (4) x (5) x (6) x (7) x (8) v (1) v (2) v (3) v (4) v (5) v (6) v (7) v ( The identification WHT algorithm was implemented using a compromise between parallel hardware and clock cycle delays 19 . The butterfly structure of data registers (8-bit wide) to store the input data and output results. The total computation time would only be limited by logic delays through the asynchronous hardware, which could be on the order of nanoseconds. We chose to compromise with a single 32-point WHT structure (5-bit) as shown in Fig. 7 . This allows us to process the first half of the structure (first 5 columns) using series calculations with the "WHT32" block while storing the intermediate result in a 1,024 point data register (RAM). Since there are 1,024 points in the input data, it takes 32 clock cycles to process in 32-point segments. Then the same WHT32 block can be re-used to process the second half of the butterfly structure with another 32 clock cycles, storing the final result in a 1,024 point register (which could be reused from the input register). The P S and P L data reordering at the front and back are performed by storing the appropriate memory locations for each WHT32 operation. Thus the entire identification processor requires 160 adders (for the WHT32 block), 2,048 data registers and a total clock delay of 64 clock cycles (e.g. 3.2µs for a 20MHz clock), which is suitable for use in low-cost programmable logic or custom IC controllers.
The entire system was operated to demonstrate closed-loop operation with on-line identification of the controlto-output transfer function of the experimental forward converter. The system was operated closed-loop until an identification command was received (e.g. from a central controller, instability detection block, or as part of a power-up sequence). The converter then ran open-loop for a short identification interval at the current average duty cycle. A one period 10-bit maximum length PRBS was generated by the FPGA and injected to the digital duty cycle command. The total data length is p = (2 10 − 1) = 1023. The PRBS frequency f o equals the switching frequency f s , which means that the process of collecting data lasts p/f s ≈ 10 ms. This time is selected sufficiently long to capture the complete impulse response of the converter. The corresponding frequency resolution is f s /p ≈ 100 Hz, which can be compared to the resolution bandwidth setting in a standard analog measurement of converter transfer functions using a network analyzer. The measured impulse response was then converted to the frequency domain using the DFT for visualization and comparison with analog frequency measurements. Figure 8 compares the magnitude and phase responses obtained by the online identification method (dotted line) and by the network analyzer measurement (solid line) under the same operating conditions. It is seen that the matching between the responses is quite good in a wide range of frequencies, including the sharp dynamics of the undamped input filter. 
VI. Conclusions
We have developed and presented a realistic approach for active identification of the open-loop characteristics of digitally controlled DC-DC converters with low-cost digital hardware. These findings, combined with self-controller design techniques, lay the foundation for realizing active stability control at the individual module level for a wide range of aerospace power systems. Our approach is based on cross-correlation analysis between samples of the converter output and the input PRBS perturbation of the duty cycle. The converter is operated in closed-loop regulation until an identification command is received. The controller then opens the feedback loop for a brief interval (~10s ms) for PRBS injection, output sampling, and identification processing. If combined with an adaptive or self-controller algorithm, updated feedback controller parameters optimized for the current conditions could then be reloaded for closed-loop operation. The identification processing is performed using the fast WHT algorithm, which allows parallel processing and only n p ⋅ + ) 1 ( total additions (no multiplication) for an n-bit PRBS, where p = 2 n -1. Experimental results were presented for a digitally controlled 50-to-15 V forward converter operating at 100 kHz using an FPGA-based digital controller, demonstrating successful control-to-output dynamic response identification.
